25 May 2013 21:06:52
Latest News
First Time Visitor
Login
Register
There are 7 Guest users online.
Products
Emulation Tools
8xC51 Family
LPC76x Family
8xC51MX Family
LPC900 Family
Choosing an
Emulator
Programmers
Adapters
Bondouts/Spares
Repairs
Microcontroller Sales
Ordering
Show My Cart
Proceed to Checkout
Support
Downloads
Forums
Links and Resources
Data Sheets
Technical Notes
Testimonials
FAQ
Common Problems
Repairs and Returns
Contacting Us
About Acqura
Take our Poll
|
|
|
|
|
|
|
Datasheet |
|
|
P89LPC932/932A1 microcontrollers datasheet |
|
A summary of the datasheet is shown below. Get the full datasheet as a PDF. 
Please note that Philips advise that the P89LPC932 is now obsolete and has been superceeded by the P89LPC932A1.
The P89LPC932A1 device has byte-erasable Flash memory, enhanced timing functions and on-chip serial communications. The are based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into this family in order to reduce component count, board space, and system cost.
Principal Features
-8 kB Flash code memory organised into 1 kB sectors, 64-byte pages and single byte erase functionality.
-256-byte RAM data memory.
-512-byte auxiliary on-chip RAM
-512-byte customer data EEPROM on chip allows serialization of devices, storage of set-up parameters, etc.
-Two analog comparators with selectable inputs and reference source.
-Two 16-bit counter/timers. Each timer may be configured to toggle a port output upon timer oerflow or to become a PWM output.
-23-bit system timer that can be used as a RTC (Real-Time Clock)
-CCU provides PWM, input capture, and output compare functions.
-Enhanced UART with fractional baud rate generator, break detect, framing error detection, automatic address detection and versatile interrupt capabilities.
-400 kHz byte-wide I2C communication port.
-SPI communcation port.
-High-accuracy (1%) internal RC oscillator option allows operation without external oscillator components.The RC oscillator option is selectable and fine tunable.
-VDD operating range of 2.4 V to 3.6 V with 5 V tolerant I/O pins (may be pulled up or driven to 5.5 V).
-23 I/O pins minimum. Up to 26 I/O pins while using on-chip oscillator and reset options.
-A variety of package options TSSOP28, PLCC28 or HVQFN28.
Additional Features
-A high performance 80C51 CPU provides instruction cycle times of 136 ns to 272 ns for all instructions except multiply and divide when using the internal 7.3728 MHz RC oscillator. A lower clock frequency for the same performance results in power savings and reduced EMI.
-In-Application Programming of the Flash code memory that allows changing the code in a running applciation. IAP-Lite allows programming of individual code bytes.
-Serial Flash ICP allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
-Watchdog timer with separate on-chip oscillator, requiring no external components. The watchdog prescaler is selectable from 8 values.
-Low voltage reset (Brownout detect) allows a graceful system shutdown when power fails. May optionally be configured as an interrupt.
-Idle and two different Power-down reduced power modes. Improved wake-up from Power-down mode (a low interrupt input starts execution). Typical Power-down current is less than 1 uA (total Power-down with voltage comparators disabled).
-Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. A software reset function is also available.
-Oscillator Fail Detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
-Programmable port output configuration options:
- quasi-bidirectional
- open drain
- push-pull
- input-only
-Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
-LED drive capability (20 mA) on all port pins. A maximum limit is specified for the entire chip.
-Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
-Only power and ground connections are required to operate these devices when on-chip oscillator and reset options are selected.
-Four interrupt priority levels.
-Eight keypad interrupt inputs, plus two additional external interrupt inputs
-Second data pointer.
-External clock input.
-Clock output.
-Schmitt trigger port inputs.
-Emulation support with Philips PDS900.
See the full datasheet as a PDF
|
|
|
|
|
|
|
|
|
|
|
|